20+ years of expertise in the memory and EDA industries, spanning a decade of hands-on
design at Virage Logic and 10+ years at Cadence and Synopsys. Proven track record in the
end-to-end development of memory architectures (SRAM, Register Files, ROM, CAM) and the
optimization of advanced memory IP design and characterization flows.